| DIGILAB
megAPEX |
|
The DIGILAB megAPEX is a high-end
modular prototyping system, based on Altera’s APEX 20KE/C device families.
The speed and density of the megAPEX system supports system integration tests as
well as near real time HW/SW co-verification.
|
DIGILAB
megAPEX Features :
-
Modular and expandable prototyping system
-
Supports up to six Logic-Modules (9 million gates/15 million systems gates total)
-
Up to 200 MHz system operation
-
LVDS and GTL+ I/O standards supported for high
speed board-to-board connections
Logic-Module
- Any APEX20KE device in BGA652
from EP20K400EBC652 up to the EP20K1500EBC652-1X
- Comes with on-chip, 32-bit RISC test engine for C/C++-based test pattern generation, pattern checking and on-chip reference data computation
- Interface to 270 megAPEX user I/Os signals
- Feed in test pattern
(i.e. with test pattern generator)
- Log output signals
(i.e. with logic analyzer)
- 1M x 32 FLASH EPROM
- 1M x 32 SRAM
- Up to six Logic-Modules can be cascaded
- PLL support for advanced clock generation and clock distribution
- LVCMOS and LVDS clocking options
- Two Clock drivers supporting up to six logic-modules each
- JTAG Interface
- Configuration management
- JTAG download cable interface
- Passive Serial Mode download cable interface
- EPC16 on-board configuration device
- Push buttons and user LEDs
- Power management
Termination-Module
- Access to additional I/Os
- Optional termination of GTL+ Bus
|
The picture shows the
DIGILAB megAPEX
Click on the picture to enlarge!
The picture shows a system
with
four DIGILAB megAPEX logic modules
Click on the picture to enlarge!
Available from Stock!
pricelist
documentation
(pdf, 368k)
top-level
wrapper (zip, 962k)
|